



Student Name: Solution

1- Consider the following assembly program.

```

start
main   MOV R0,#1
        MOV R1,#2
        CMP R0,R1
        BLE smaller
greater MOV R2,#2
        B follow
smaller MOV R2,#1
follow  MOV R0, #0
        MOV R1, #0
        MSR CPSR_f,#0 ; This line is an instruction to move a register contents or an
                        ; immediate constant to CPSR. The _f specifies that it should only
                        ; apply to the flags bit field (N,Z,C,V).
stop
    
```

Now, answer the following questions:

- Which branch is executed (greater or smaller), and why? (1.5 marks)
 According to the condition (less than or equal), "smaller" is executed.
- Which flag(s) do the branch operation BLE, use? (1.5 marks)
 Flags N (for checking negative) and flag Z (for zero)
- What values should the flags have in order for the BLE instruction to cause a branch jump? (1 marks)
 $N = 1$ or $Z = 1$
- Fill the following table. (2 marks)

Instruction	CPSR				Registers	
	N	Z	C	V	R0(dec)	R1(dec)
MOV R0,#1	0	0	0	0	1	0
MOV R1,#2	0	0	0	0	1	2
CMP R0,R1	1	0	0	0	1	2
BLE smaller	1	0	0	0	1	2

MOV R2,#1 1 0 0 0 1 2
 MOV R0,#0 1 0 0 0 0 2
 MOV R1,#0 1 0 0 0 0 0
 MSR CPSR_f,#0 0 0 0 0 0 0



2- In assembly programming one of the ways to create a delay is to elapse time using a downward counter like the example below. every iteration of this function takes 3 cycles. In the following example a 1-second delay is created when count=5333333 (decimal).

what is the microcontroller's frequency rate? (4 marks)

```
LDR R1 , =count
LDR R0 , [R1]
...
BL delay          ; delay at least (3*R0) cycles
.
.
.
.

delay SUBS R0, R0, #1
      BNE delay          ; if count (R0) != 0, skip to 'delay'
      BX LR             ; return
```

Each iteration of the "delay" subroutine takes 3 pulses and totally the loop repeats 5,333,333 times.

$$5,333,333 * 3 = 15,999,999 \text{ pulses}$$

Therefore 15,999,999 pulses has passed.

On the other hand this number of pulses has taken "one second". This means that the frequency of the clock pulse is $15,999,999 \text{ Hz} \approx 16 \text{ MHz}$



cc: Condition Codes

<i>Generic</i>		<i>Unsigned</i>		<i>Signed</i>	
CS	Carry Set	HI	Higer Than	GT	Greater Than
CC	Carry Clear	HS	Higer or Same	GE	Greater Than or Equal
EQ	Equal (Zero Set)	LO	Lower Than	LT	Less Than
NE	Not Equal (Zero Clear)	LS	Lower Than or Same	LE	Less Than or Equal
VS	Overflow Set			MI	Minus (Negative)
VC	Overflow Clear			PL	Plus (Positive)

ARM Instructions

Add with Carry	ADC $\langle cc \rangle \langle S \rangle$	Rd, Rn, $\langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow Rn + \langle op1 \rangle + CPSR(C)$
Add	ADD $\langle cc \rangle \langle S \rangle$	Rd, Rn, $\langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow Rn + \langle op1 \rangle$
Bitwise AND	AND $\langle cc \rangle \langle S \rangle$	Rd, Rn, $\langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow Rn \& \langle op1 \rangle$
Branch	B $\langle cc \rangle$	$\langle offset \rangle$	$\langle cc \rangle$: PC	$\leftarrow PC + \langle offset \rangle$
Branch and Link	BL $\langle cc \rangle$	$\langle offset \rangle$	$\langle cc \rangle$: LR	$\leftarrow PC + 8$
			$\langle cc \rangle$: PC	$\leftarrow PC + \langle offset \rangle$
Compare	CMP $\langle cc \rangle$	Rn, $\langle op1 \rangle$	$\langle cc \rangle$: CPSR	$\leftarrow (Rn - \langle op1 \rangle)$
Exclusive OR	EOR $\langle cc \rangle \langle S \rangle$	Rd, Rn, $\langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow Rn \oplus \langle op1 \rangle$
Load Register	LDR $\langle cc \rangle$	Rd, $\langle op2 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow M(\langle op2 \rangle)$
Load Register Byte	LDR $\langle cc \rangle B$	Rd, $\langle op2 \rangle$	$\langle cc \rangle$: Rd(7:0)	$\leftarrow M(\langle op2 \rangle)$
			$\langle cc \rangle$: Rd(31:8)	$\leftarrow 0$
Move	MOV $\langle cc \rangle \langle S \rangle$	Rd, $\langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow \langle op1 \rangle$
Move Negative	MVN $\langle cc \rangle \langle S \rangle$	Rd, $\langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow \overline{\langle op1 \rangle}$
Bitwise OR	ORR $\langle cc \rangle \langle S \rangle$	Rd, Rn, $\langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow Rn \langle op1 \rangle$
Subtract with Carry	SBC $\langle cc \rangle \langle S \rangle$	Rd, Rn, $\langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow Rn - \langle op1 \rangle - \overline{CPSR(C)}$
Store Register	STR $\langle cc \rangle$	Rd, $\langle op2 \rangle$	$\langle cc \rangle$: M($\langle op2 \rangle$)	$\leftarrow Rd$
Store Register Byte	STR $\langle cc \rangle \langle S \rangle$	Rd, $\langle op2 \rangle$	$\langle cc \rangle$: M($\langle op2 \rangle$)	$\leftarrow Rd(7:0)$
Subtract	SUB $\langle cc \rangle \langle S \rangle$	Rd, Rn, $\langle op1 \rangle$	$\langle cc \rangle$: Rd	$\leftarrow Rn - \langle op1 \rangle$
Software Interrupt	SWI $\langle cc \rangle$	$\langle value \rangle$		
Swap	SWP $\langle cc \rangle$	Rd, Rm, [Rn]	$\langle cc \rangle$: Rd	$\leftarrow M(Rn)$
			$\langle cc \rangle$: M(Rn)	$\leftarrow Rm$
Swap Byte	SWP $\langle cc \rangle B$	Rd, Rm, [Rn]	$\langle cc \rangle$: Rd(7:0)	$\leftarrow M(Rn)(7:0)$
			$\langle cc \rangle$: M(Rn)(7:0)	$\leftarrow Rm(7:0)$